RISC architecture

From Power Progress Community Projects Wiki
Revision as of 11:48, 28 April 2018 by Br0c0l1 (talk | contribs) (→‎Reduced Instruction Set Cmoputing (RISC))
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

Reduced Instruction Set Computing (RISC)

The PowerPC processor utilizes a particular architecture paradigm known as reduced instruction set computing. In a nutshell,